


To the ECC controller FDN[7:0] [0] [1] [2] [3] 10 **NAND NAND NAND NAND** flash flash flash flash memory memory memory memory <sup>l</sup>2A <sup>1</sup>2B  $^{l}$ 2C 2D $^{J}$ 11 7 12 FIG. 2







FIG. 5







FIG. 7






FIG. 11




FIG. 12




FIG. 13